Technical Area: ASIC Applications: Digital Signal Processing

# Digital Filter ASIC for NASA Deep Space Radio Science Receiver

James E. Kowalski & Jeff B. Berner Jet Propulsion Laboratory MS 238-737 4800 Oak Grove Drive Pasadena, CA 91109-8099 jekowal@grissom.jpl.nasa.gov phone:81 8-354-5951 fax: 818-354-2825

### **Abstract**

This paper is about the implementation of an 80 MHz, 16-bit, mul(i-stage digital filter to decimate by 1600, providing a 50 kHz output with bandpass ripple of less than +/- 0.1 dB. The chip uses two decimation by five units and six decimations by two executed by a single decimation by two unit. The six decimations by two consist of six halfband filters, five having 30-taps and one having 51-taps. Use of a 16x 16 register file for the digital delay lines enables implementation in the Vitesse 350K gate array.

# **Summary**

A Gallium Arsenide gate may was chosen to implement the digital signal processing function of decimation by 1600. The 80 MHz input signal's sampling rate is decreased by 1600 by means of eight finite impulse response (FIR) filters. The 50 kHz output has bandpass ripple of less than +/- 0.1 dB. The impelentation uses two decimation by five units and a single decimation by two unit that executes six decimations by two in series, the last having 51 taps. For speed and density, the design is implemented in a Vitesse 350K GaAs gate array.

### Parallel Decimation by 5/4

The first decimation by five filter has 30 taps. Three multiplications execute in parallel, accumulating over five cycles. An additional multiplier is incorporated to allow the option of decimation by four with 32 taps.

### Sequential Decimation by 5/4

The second decimation unit uses a single multiplier for identical operations as the first stage. Parallelism is not required because of the slower data rate.

### Decimate by 2 Engine

The third stage is similar to the second, except that it emulates six filters, five 19-tap decimation by two, and one 51-tap decimation by two. A single add-multipy-accumulate engine is able to execute all of these operations in conjunction with an input queue consisting of a four-stage FIFO. Register files hold the data delay lines and accumulator registers for the five concurrently active accumulations. Pipelining has been used to facilitate the data processing, and pointers are used to implement the data

delay registers in register files. Due to the symetricity of the algorithm, only hal the nominal number of storage positions for the data delay registers are needed. Since for each filter there are only two operation sequences, depending upon whether its an even or odel input to the filter, only two control registers are necessary, one indicating which filter is active (a six bit shift register), and the other indicates which is the mode for each filter, even or odd.

# **Application**

This filter will be used in conjunction with NASA Deep Space Network Block V Digital Receiver to extract scientific information from spacecraft transmissions, e.g., when the signal travels through a planetary atmosphere. This requires linear phase, low amplitude ripple low pass filtering. The narrow output bandwidth, relative to the input 80 MHz sampling rate, allows multi-stage filtering/decimation to be done, enabling a function that would require hundreds of taps to be implemented in multiple filter stages, all with tap lengths of less than 52.

### **Contributions**

The contributions to the art include, novel use of compute] structures for digital signal processing and a simple, algorithmically tailored control structure. Judicious use of parallelism and high speed sequential operation allows relatively long filter tap lengths to be implemented with a small number of multipliers.

# **CALL FOR PAPERS, TUTORIALS, & WORKSHOPS**





Eighth Annual IEEE International

# **ASIC** Conference and Exhibit

Implementing the information Superhighway with Emerging Technologies

> September 18-22, 1995 Stouffer Renaissance Hotel Austin, Texas

he IEEE International ASIC Conference and Exhibit provides a forum for examining current issues related to ASIC applications nd system implementation, design, test, and design automation. Ttrc conference offers a balance of emphasis on industry standard chaiques and evolving research topics, Information is exchanged through workshops, tutorials, and paper presentations. These omote an understanding of the current technical challenges and issues of system integration using programmable logic devices, ate arrays, cell based ICs, and full custom ICs in both digital and analog domains.

# Technical Papers, Tutorials, and Workshop Proposals are solicited in the following areas:

Design Methodologies System Design, Top-down, Graphical, HDLs

Technologies Digital, Analog, Mixed Signal, CMOS, BiCMOS, ECL, GaAs Architectures

PLDs, Gate Arrays, Cell Based ICs, Full Custom ICs

**CAD Tools** 

Design Capture, Layout, Test, Synthesis, Modeling, Simulation

**Evolving Research**Research in Methodologies, Tools '1 echnologies & Architectures

Manufacturing

Process, Testability, Packaging

**ASIC Applications** Wireless Communications, PC/WS and Peripherals, Multimedia, Networking, Image Processing, Data Communications, Storage Technologies, Graphics, DigitalSignalProcessing

**Workshops:** Four or **eight** hour technical workshops covering ASIC design knowledge and skills. Proposals to form these workshops for either introductory or advanced levels are invited. ASIC industry as well as umversities are encouraged to submit proposals, Contact **the** Workshop Chair.

## INSTRUCTIONS TO AUTHORS

Authors of papers, tutorials, and workshops are asked to submit 15 copies of a review package that consists of a 500 word summary and a title page. The title page should include the technical area from above, the title., a50 word abstract, the authors names as well as an indication of the primary contact author with a COMPI ETE mailing address, telephone number and TELEX/FAX/Email. The summary should clearly state:1) the title of the paper; 2) the purpose of the work; 3) [he major contributions to the art; and 4) the specific results and their significance.

# SEND REVIEW PACKAGE TO

Lynne M. Engelbrecht ASIC Conference Coordinator ASIC Conference Coord 1806 Lyell Avenue Rochester, NY 14606 Phone: (7 16) 254-2350 Fax: (716) 254-2237

### IMPORTANT DATES

**Summaries and Proposals due:** March 3, 199S April 14, 1995 Notification of Acceptance: June 2, 1995 Final Camera Ready Manuscript clue:

### CONFERENCE INFORMATION

Schedule, Registration, Hotel Sites, Airline Discounts, Exhibits, Technical Sessions Proceedings, and the Advance Program http://asic.union. edu

Conference Chair

William A. Cook Eastman Kodak Co. Rochester, NY 14650 Phone: (716) 477-5119 Fax: (716) 477-4947 bcook@kodak.com

Technical Chair

Richard A. Hull Xerox Corp. Webster, NY 14580 f'hone: (716) 422-0281 Fax: (7 16) 4?.2-9237 rah. wbst 102a @xcrox.com Workshop Chair P. R. Mukund

RIT Rochester, NY 14623 Phone: (716) 475-2174 Fax: (716) 475-5845 mukund@cs.rit.edu

**Exhibit Co-Chairs** 

Kerr Van Iseghem LSI logic Corporation Victor, NY 14564 Phone: (716) 233-8820 Fax: (7 16) 2.33-8822 kerryv@lsil.com

Kenneth W. Hsu RIT Rochester, NY 14623 Phone: (716) 475-2655 Tax: (7 16) 475-5041 kwheec@ritvax.isc.rit.edu

Sponsored by the IEEE Rochester Section in cooperation with the Solid State Circuits Council and the 1 EEE Central Texas Section